

FIG. 1




FIG. 2




FIG. 3




FIG. 6




FIG. 7



The diagram illustrates a memory array structure. It shows a grid of cells arranged in rows and columns. The rows are labeled with addresses: $S/A < 0>$, $S/A < 1>$, $S/A < 2>$, $S/A < 3>$, and $S/A < 4>$. The columns are labeled with addresses: $S/A < 0>$, $S/A < 1>$, $S/A < 2>$, $S/A < 3>$, and $S/A < 4>$. The array is divided into sections by dashed lines, with labels $R3$ and $R4$ indicating specific regions. The array is composed of $80BLS \times n$ cells. The diagram also shows the internal structure of the cells, including word lines and bit lines, and the arrangement of the cells in the array.

12-

FIG. 9




FIG. 10




FIG. 11




FIG. 12A




FIG. 12F




FIG. 12B




FIG. 12G




FIG. 12C




FIG. 12H



FIG. 12D




FIG. 12I




FIG. 12E




FIG. 12J




FIG. 13

Prior art




FIG. 14

